Optimization of Channel Length Nano-Scale SiNWT Based SRAM Cell by Naif, Yasir Hashim
Optimization of channel length nano-scale SiNWT based SRAM cell
Yasir Hashim 
 
Citation: AIP Conference Proceedings 1774, 050020 (2016); doi: 10.1063/1.4965107 
View online: http://dx.doi.org/10.1063/1.4965107 
View Table of Contents: http://scitation.aip.org/content/aip/proceeding/aipcp/1774?ver=pdfcov 
Published by the AIP Publishing 
 
Articles you may be interested in 
Thermal-noise suppression in nano-scale Si field-effect transistors by feedback control based on single-electron
detection 
Appl. Phys. Lett. 107, 073110 (2015); 10.1063/1.4928656 
 
Application of the self-consistent quantum method for simulating the size quantization effect in the channel of a
nano-scale dual gate MOSFET 
AIP Conf. Proc. 1665, 120036 (2015); 10.1063/1.4918143 
 
Optimal design of nano-scale surface light trapping structures for enhancing light absorption in thin film
photovoltaics 
J. Appl. Phys. 114, 024305 (2013); 10.1063/1.4813096 
 
The impact of nano-process variations on stability and low power consumption of SRAM cells 
AIP Conf. Proc. 1476, 26 (2012); 10.1063/1.4751559 
 
Diffusion In Nano‐Scale Metal‐Oxide/Si And Oxide/SiGe/Si Structures 
AIP Conf. Proc. 1147, 108 (2009); 10.1063/1.3183418 
 
 Reuse of AIP Publishing content is subject to the terms at: https://publishing.aip.org/authors/rights-and-permissions IP:  103.53.34.15 On: Tue, 15 Nov 2016 04:44:15
Optimization of Channel Length Nano-Scale SiNWT Based 
SRAM Cell 
Yasir Hashim 1, a)  
1Faculty of Engineering Technology, University Malaysia Pahang (UMP), Lebuhraya Tun Razak, 26300, Pahang, 
Malaysia 
 
a)Corresponding author: yasirhashim@ump.edu.my
 
Abstract. This paper represents a channel length ratio optimization at a different high logic level voltage for 6-Silicon 
Nanowire Transistors (SiNWT) SRAM cell. This study is the first to demonstrate an optimized length ratio of 
nanowires with different Vdd of nano-scale SiNWT based SRAM cell. Noise margins (NM) and inflection voltage 
(Vinf) of transfer characteristics are used as limiting factors in this optimization. Results indicate that optimization 
depends on both length ratios of nanowires and logic voltage level (Vdd), and increasing of high logic voltage level of 
the SiNWT based SRAM cell tends to decrease in the optimized nanowires length ratio with decreasing in current and 
power.  
 
 
 
Nomenclatures 
 
D Diameter of nanowire, m 
L Length of nanowire, m 
NMH Noise margin high, V 
NML Noise margin low, V 
Vdd High level logic voltage, V 
Vinf Inflection voltage,  
Abbreviations 
BL Bit line 
CMOS Complementary Metal Oxide Semiconductor 
MuGFET Multi Gate Field Effect  
NMOS N type Metal Oxide Semiconductor 
NW Nano Wire 
PUL Pull-up left transistors  
PUR Pull-up right transistors 
PDL Pull-down left transistors  
PDR Pull-down right transistors  
PGL Pass-gate left transistors  
PGR Pass-gate right transistors 
PMOS P type Metal Oxide Semiconductor 
SiNWT Silicon Nano Wire Transistor 
WL Word-line 
International Conference on Advanced Science, Engineering and Technology (ICASET) 2015
AIP Conf. Proc. 1774, 050020-1–050020-7; doi: 10.1063/1.4965107
Published by AIP Publishing. 978-0-7354-1432-7/$30.00
050020-1
 Reuse of AIP Publishing content is subject to the terms at: https://publishing.aip.org/authors/rights-and-permissions IP:  103.53.34.15 On: Tue, 15 Nov 2016 04:44:15
Static rand
application
possible n
semicondu
as possible
cells integr
silicon met
transistor s
attracted br
  
 
Fig. 1 
SRAM cel
down trans
When the 
storage no
and write o
 
Constructio
disposed o
SRAM, it i
In the 
SRAM cel
output char
software is
depending 
channel tr
implement
CMOS inv
 
om access m
s in digital c
umber of ind
ctor technolog
 within the av
ated circuit ha
al-oxide-semi
tructures are 
oad attention 
F
shows the mo
l. It consists o
istors PDL and
horizontal-run
des to the vert
perations, acti
n of SRAM 
n nanowires th
s desirable to 
present paper,
ls. The MAT
acteristic of th
 designed to c
on the Id-Vd c
ansistor outp
ed in the MA
erter circuit th
emory (SRAM
ircuits. As is 
ividual 6T S
ies in our day
ailable area th
ve been devel
conductor-field
being extensiv
from both the 
 
IGURE 1. Circ
st commonly 
f two cross-c
 PDR) and two
ning word-lin
ically-running 
ng as bidirecti
cells and its i
at are arrange
arrange the dev
 a computer-b
LAB software
e two nanowir
alculate outpu
haracteristics o
ut characteris
TLAB model 
e main part of 
INTR
) cell with 
well known, 
RAM cells w
s, with a view 
ereon. To ach
oped by desig
-effect transis
ely explored.
semiconductor
uit diagram of a
used SRAM b
oupled inverte
 access transis
e (WL) is en
bit lines (BL 
onal transmiss
RELA
nverters using
d on a wafer.
ices such that
ased model t
 is designed t
e transistors c
t (Vout-Vin) an
f SiNWTs [7]
tics to fully 
to find the fin
SRAM. [7] 
ODUCTIO
six transistor
designing an 
ith two inve
to provide the
ieve this obje
ners to reduce
tor (MOSFET
 Among them
 industry and a
 Static Random
it-cell archite
rs (PMOS pu
tors (NMOS p
abled, the acc
and BL). In ot
ion gates. 
TED WOR
 nanowires, in
 Since the dim
 these effects o
hat discussed 
o calculate th
onnected as a 
d current (Iou
. This model u
simulate the
al static char
N  
s (6T) is the 
integrated circ
rter circuits 
 integrated cir
ctive, layouts
 the area requ
) approaches i
, the silicon 
cademic field
 Access Memor
cture that is t
ll-up transistor
ass-gate transi
ess transistor
her words, the
K  
clude a numb
ensions of na
f the dimensio
in [7] used to
e working poi
CMOS inverte
t-Vin) characte
sed MuGFET
 NW-CMOS.
acteristics of t
primary mem
uit chip that 
was considere
cuit chip with 
 for the transi
ired for each. 
t down scaling
nanowire tran
s [1-6]. 
 
y (SRAM).  
he six MOSF
s PUL and PU
stors PGL and
s are turned o
y allow acces
er of PMOS 
nowires effect
ns of nanowir
 produce stat
nts of the ma
r circuit in SR
ristics of the N
 tool [8] to pro
 These char
he two transis
ory used in 
having the gr
d a main go
 the largest m
stors making u
As the conven
 limits, many
sistor (SiNWT
ET transistors
R and NMOS
 PGR).  
n, and conne
s to the cell fo
and NMOS d
 on the operat
e are optimize
ic characterist
tched curves 
AM. The MA
W-CMOS in
duce NW N- 
acteristics are
tors connecte
many 
eatest 
al of 
emory 
p the 
tional 
 novel 
) has 
 (6-T) 
 pull-
ct the 
r read 
evices 
ion of 
d. 
ics of 
of the 
TLAB 
verter 
and P-
 then 
d as a 
050020-2
 Reuse of AIP Publishing content is subject to the terms at: https://publishing.aip.org/authors/rights-and-permissions IP:  103.53.34.15 On: Tue, 15 Nov 2016 04:44:15
The nanow
dimension 
(§3/1) whe
are used to
 
 
The op
nanowire i
[9]. This p
depends on
inverter ha
high value
 
Fig. 2 illus
the length 
to Fig 2, i
(0.5V). In 
nanowires 
curves cros
NMH can’t
 
ires ratio of t
ratio (Kp/Kn)
n the width of
 study the effe
Tabl
Para
Cha
Sour
Drai
Cha
Oxid
Cha
Sour
conc
timization wil
n the P-channe
rocess tends t
 noise margin
s an equal noi
s, and the Vinf 
trates the shift
of the nanowir
ncreasing of L
current charac
length ratio. A
s in it and be n
 be equal with
FIGU
wo SiNWTs w
 of the two tra
 the PMOS is 
ct of dimensio
e 1 Nanowire 
meter Name 
nnel length L 
ce length 
n length 
nnel diameter D
e thickness  SiO
nnel concentrati
ce and drain 
entration 
l depend stron
l transistor ten
o improve no
s and the infle
se margin low 
must be close t
R
 of inflection p
e in NMOS tra
n/Lp tends to
teristics, it is 
ccording to F
earer to Vdd/2
 any Ln/Lp rat
 
RE 2. Transfer
METH
as selected t
nsistors (wher
increased or th
ns on the chara
transistors init
N-n
30 n
10 n
10 n
 20 n
2 2 nm
on 1*1
1*1
gly on increa
ds to compens
ise margins o
ction voltage (
(NML) and no
o (Vdd/2) valu
ESULTS A
oint to the righ
nsistor, where
 increase in N
clear that the 
ig 3, and at 
 line with an in
io. 
 and current cha
ODOLOG
o make the SR
e K=Diameter
e length of the
cteristics of th
ial dimensions
anowire 
m 
m 
m 
m 
 
010/cm3 
020/cm3 (n-type)
sing current (
ate for the low
f the inverter 
Vinf). These pa
ise margin hig
e. 
ND DISCU
t with increas
 ((Ln/Lp) =1, 
ML and decr
current was d
Vdd=1V there 
flection volta
racteristics with
Y  
AM work in
 (D)/Length (
 NMOS is dec
e SRAM. 
’ parameters a
P-nanowi
30 nm 
10 nm 
10 nm 
20 nm 
2 nm 
1*1010/cm
 1*1020/cm
Ids) of PMOS
er mobility of
circuit. The d
rameters are u
h (NMH) valu
SSIONS  
ing nanowires
5, and 9) at log
ease in NMH
ecreased at th
is no optimiz
ge curve, and 
 different (Ln/L
 the best poss
L)) in a norm
reased. The p
nd concentrati
re 
3 
3 (p-type) 
 transistor.  In
 carriers (hole
imensional op
sed as limitat
es. Both NML 
 length ratio (L
ic level voltag
without reach
e inflection p
ation point wh
this figure illu
 
 
p) and Vdd=1V
ible condition
al CMOS inve
arameters in T
ons 
creasing in Id
s) in P-channe
timization pri
ion factors. Th
and NMH mus
n/Lp) by incr
e Vdd=1. Acc
ing optimized
oint with incr
ere NMH and
strates that NM
.  
s. The 
rter is 
able 1 
s of a 
l NWs 
nciple 
e best 
t have 
easing 
ording 
 value 
easing 
 NML 
L and 
050020-3
 Reuse of AIP Publishing content is subject to the terms at: https://publishing.aip.org/authors/rights-and-permissions IP:  103.53.34.15 On: Tue, 15 Nov 2016 04:44:15
 In Fig 4
same nano
inflection p
4, increasin
current cha
length rati
represent t
this optima
 the transfer c
wires length ra
oint to the rig
g of (Ln/Lp) 
racteristics, it
o. Fig 5 show
he optimized 
l point, which
FIGU
 
FIGURE 3. N
haracteristics 
tios ((Ln/Lp) 
ht with increa
tends to incre
 is clear that 
s that the cro
value of the n
 is near to Vdd/
 
RE 4. Transfer
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0
Vo
lt
MH, NML and
of same inver
=1, 5, and 9) b
sing nanowire
ase in NML an
the current wa
ssing between
anowires leng
2 (1 V).  
 and current cha
2
Vi
Vdd/2
 
 Vinf curves wi
ters in SRAM
ut with logic 
s length ratio (
d decrease in
s decreased a
 NMH and N
th ratio. At th
 
racteristics with
 
 
4
Ln/Lp
nf
N
NMH
th (Ln/Lp) at Vd
 with same di
level voltage V
Ln/Lp) at this
 NMH and ne
t the inflection
ML curves m
is optimal poi
 different (Ln/L
6 8
ML
 
 
d = 1 V.  
mensions in T
dd=2, Fig 4 il
 logic level (2
ar to the optim
 point with in
ay happen at 
nt NMH=NML
 
p) and Vdd=2V.
10
able1 and also
lustrates the s
V), according 
ized value (1
creasing nano
Ln/LP =11.4 
=0.6V, Vinf=0
 
 with 
hift of 
to Fig 
V). In 
wires 
which 
.9V at 
050020-4
 Reuse of AIP Publishing content is subject to the terms at: https://publishing.aip.org/authors/rights-and-permissions IP:  103.53.34.15 On: Tue, 15 Nov 2016 04:44:15
The tran
same nano
figure illus
3V. Accor
optimized 
with increa
Ln/Lp =10
Vinf=1.45V
sfer and curre
wires length r
trates the shift
ding to Fig 6
value (1.5V). 
sing nanowire
 which repre
 at this optima
FIGU
FIGURE 5.
nt characterist
atios ((Ln/Lp)
 of inflection p
, increasing o
In current cha
s length ratio.
sent the optim
l point, which
 
RE 6. Transfer
0
0.2
0.4
0.6
0.8
1
1.2
1.4
0
Vo
lt
 NMH, NML and
ics of the inve
 =1, 5, and 9)
oint to the rig
f (Ln/Lp) tend
racteristics, it 
 Fig 7 shows t
ized value o
 is very close t
 and current cha
2
NMH
NML
Vdd/2
Vinf
 Vinf curves with
 
rters in SRAM
 but with logi
ht with increas
s to increase 
is clear that t
hat the crossin
f nanowires r
o Vdd/2 (1.5 V
 
racteristics with
 
 
4
Ln/LP
 (Ln/Lp) at Vdd
 with same d
c level voltag
ing nanowires
in NML and 
he current wa
g between NM
atio. At this 
).  
 different (Ln/L
6 8
 
 = 2 V.
imensions in T
e Vdd=3 was s
 length ratio (
decrease in N
s decreased at
H and NML cu
optimal point 
 
p) and Vdd=3V
10
able1 and als
hown in Fig 
Ln/Lp) at logic
MH with near
 the inflection
rves may hap
NMH=NML=0
 
.  
o with 
6, this 
 level 
ing to 
 point 
pen at 
.65V, 
050020-5
 Reuse of AIP Publishing content is subject to the terms at: https://publishing.aip.org/authors/rights-and-permissions IP:  103.53.34.15 On: Tue, 15 Nov 2016 04:44:15
 
FIGURE 7. NMH, NML and Vinf curves with (Ln/Lp) at Vdd = 3 V.
 
Depending on results for length ratio optimization in figures (2) to (7), and according to Fig 8, optimization point 
will happen at the lower value of length ratio  Ln/Lp by increasing Vdd from 1V to 3V, and this also will tend to 
decrease the inflection current and power consumption in SRAM. But increasing of length ratio will increase Ln and 
this will increase the size of the device, Under this optimization in length, the fabrication of SRAM using nanowires 
transistors must use Vdd (2V to 3V) to produce SRAM lower inflection currents and then with lower power 
consumption, but with higher dimensions. 
 
 
 
 
FIGURE 8. Optimized Ln/Lp by increasing Vdd from 1V to 3V. 
CONCLUSION  
The effect of the nanowires length ratio of silicon nanowire transistors in SRAM with different logic levels was 
studied in this paper. The limiting factors of this optimization were noise margins and inflection voltage of transfer 
characteristics. Results indicate that optimization depends on both nanowires ratio length and high-level digital 
voltage (Vdd). And increasing of logic voltage level from 1V to 3V tends to decrease in the optimization length ratio 
of nanowires for transistors from very high nanowire length ratio to 10, with decreasing the current. The fabrication 
of SRAM using nanowires transistors must use Vdd (2.5V or 3V) to produce SRAM with lower dimensions and 
lower inflection currents and then with lower power consumption.  
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